



TPS796xx

SLVS351K-SEPTEMBER 2002-REVISED FEBRUARY 2008

# ULTRALOW-NOISE, HIGH PSRR, FAST, RF, 1A LOW-DROPOUT LINEAR REGULATORS

#### FEATURES

- 1A Low-Dropout Regulator With Enable
- Available in Fixed and Adjustable (1.2V to 5.5V) Versions
- High PSRR (53dB at 10kHz)
- Ultralow-Noise (40µV<sub>RMS</sub>, TPS79630) •
- Fast Start-Up Time (50µs)
- Stable With a 1µF Ceramic Capacitor
- **Excellent Load/Line Transient Response**
- Very Low Dropout Voltage (250mV at Full Load, TPS79630)
- 3 × 3 SON PowerPAD<sup>™</sup>, SOT223-6, and **DDPAK-5 Packages**

# **APPLICATIONS**


- **RF: VCOs, Receivers, ADCs**
- Audio

**A** 

- Bluetooth<sup>™</sup>. Wireless LAN
- **Cellular and Cordless Telephones**
- Handheld Organizers, PDAs

# DESCRIPTION


The TPS796xx family of low-dropout (LDO) low-power linear voltage regulators features high power supply rejection ratio (PSRR), ultralow-noise, fast start-up, and excellent line and load transient responses in small outline,  $3 \times 3$  SON, SOT223-6, and DDPAK-5 packages. Each device in the family is stable with a small 1µF ceramic capacitor on the output. The family uses an advanced, proprietary BiCMOS fabrication process to yield extremely low dropout voltages (for example, 250mV at 1A). Each device achieves fast start-up times (approximately 50µs with a 0.001µF bypass capacitor) while consuming very low quiescent current (265 µA typical). Moreover, when the device is placed in standby mode, the supply current is reduced to less than 1µA. The TPS79630 exhibits approximately  $40\mu V_{RMS}$  of output voltage noise at 3.0V output, with a 0.1µF bypass capacitor. Applications with analog components that are noise sensitive, such as portable RF electronics, benefit from the high PSRR, low noise features, and the fast response time.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PowerPAD is a trademark of Texas Instruments Inc. Bluetooth is a trademark of Bluetooth SIG, Inc.

All other trademarks are the property of their respective owners.





This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### ORDERING INFORMATION<sup>(1)</sup>

PRODUCT	V <sub>OUT</sub> <sup>(2)</sup>
	<ul> <li>XX is nominal output voltage (for example, 28 = 2.8V, 01 = Adjustable).</li> <li>YYY is package designator.</li> <li>Z is package quantity.</li> </ul>

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI
web site at www.ti.com.

(2) Output voltages from 1.3V to 4.9V in 100mV increments are available; minimum order quantities may apply. Contact factory for details and availability.

#### ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>

Over operating temperature range (unless otherwise noted).

	UNIT
V <sub>IN</sub> range	-0.3V to 6V
V <sub>EN</sub> range	-0.3V to V <sub>IN</sub> + 0.3V
V <sub>OUT</sub> range	6V
Peak output current	Internally limited
ESD rating, HBM	2kV
ESD rating, CDM	500V
Continuous total power dissipation	See Dissipation Ratings Table
Junction temperature range, T <sub>J</sub>	-40°C to +150°C
Storage temperature range, T <sub>stg</sub>	-65°C to +150°C

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### PACKAGE DISSIPATION RATINGS

PACKAGE	BOARD	R <sub>θJC</sub>	$R_{\theta JA}$
DDPAK	High-K <sup>(1)</sup>	2°C/W	23°C/W
SOT223	Low-K <sup>(2)</sup>	15°C/W	53°C/W
3 × 3 SON	High-K <sup>(1)</sup>	1.2°C/W	40°C/W

(1) The JEDEC high-K (2s2p) board design used to derive this data was a 3-inch × 3-inch (7,5-cm × 7,5-cm), multilayer board with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom of the board.

(2) The JEDEC low-K (1s) board design used to derive this data was a 3-inch × 3-inch (7,5-cm × 7,5-cm), two-layer board with 2-ounce copper traces on top of the board.



## **ELECTRICAL CHARACTERISTICS**

Over recommended operating temperature range ( $T_J = -40^{\circ}C$  to +125°C),  $V_{EN} = V_{IN}$ ,  $V_{IN} = V_{OUT(nom)} + 1 V^{(1)}$ ,  $I_{OUT} = 1mA$ ,  $C_{OUT} = 10\mu$ F, and  $C_{NR} = 0.01\mu$ F, unless otherwise noted. Typical values are at +25°C.

	PARAMET	ER	TEST CON	DITIONS	MIN	TYP	MAX	UNIT
V <sub>IN</sub> Input	voltage <sup>(1)</sup>				2.7		5.5	V
V <sub>FB</sub> Interr	nal reference (TF	PS79601)			1.200	1.225	1.250	V
I <sub>OUT</sub> Cont	tinuous output cu	urrent			0		1	А
	Output voltage range	TPS79601			1.225		5.5 – V <sub>DD</sub>	V
Output		TPS79601 <sup>(2)</sup>	$0\mu A \le I_{OUT} \le 1A, V_{OUT} + 1V$	$l \leq V_{IN} \leq 5.5 V^{(1)}$	0.98V <sub>OUT</sub>	V <sub>OUT</sub>	1.02V <sub>OUT</sub>	V
Output voltage	Accuracy	Fixed V <sub>OUT</sub> < 5V	$0\mu A \le I_{OUT} \le 1A, V_{OUT} + 1V$	$l \leq V_{IN} \leq 5.5 V^{(1)}$	-2.0		+2.0	%
		Fixed V <sub>OUT</sub> = 5V	$0\mu A \le I_{OUT} \le 1A$ , $V_{OUT} + 1V \le V_{IN} \le 5.5V^{(1)}$		-3.0		+3.0	%
Output vo (ΔV <sub>OUT</sub> %/	oltage line regula /V <sub>IN</sub> ) <sup>(1)</sup>	ition	$V_{OUT} + 1V \le V_{IN} \le 5.5V$			0.05	0.12	%/V
Load regu	ulation (ΔV <sub>OUT</sub> %	/ΔI <sub>OUT</sub> )	0μA ≤ I <sub>OUT</sub> ≤ 1A			5		mV
		TPS79628	I <sub>OUT</sub> = 1A			270	365	
-		TPS79628DRB	$I_{OUT} = 250 \text{mA}$			52	90	
Dropout $v$ (VIN = VO		TPS79630	I <sub>OUT</sub> = 1A			250	345	mV
(•111 - •0	$IN = V_{OUT (nom)} - 0.1V)$ TPS79633		I <sub>OUT</sub> = 1A			220	325	
TPS79650			I <sub>OUT</sub> = 1A			200	300	
Output current limit		$V_{OUT} = 0V$		2.4		4.2	А	
Ground p	in current		0μA ≤ I <sub>OUT</sub> ≤ 1A			265	385	μA
Shutdowr	n current <sup>(4)</sup>		$V_{EN} = 0V, 2.7V \le V_{IN} \le 5.5^{\circ}$	V		0.07	1	μA
FB pin cu	irrent		V <sub>FB</sub> = 1.225V				1	μA
			f = 100Hz, I <sub>OUT</sub> = 10mA			59		
Power-su	pply ripple	TD070000	f = 100Hz, I <sub>OUT</sub> = 1A				1	
rejection		TPS79630	f = 10Hz, I <sub>OUT</sub> = 1A			53		dB
			f = 100Hz, I <sub>OUT</sub> = 1A					
				$C_{NR} = 0.001 \mu F$		54		
<b>.</b>			BW = 100Hz to $100kHz$ ,	$C_{NR} = 0.0047 \mu F$		46		
Output no	bise voltage (TPS	579630)	I <sub>OUT</sub> = 1A	$C_{NR} = 0.01 \mu F$		41		$\mu V_{RMS}$
				$C_{NR} = 0.1 \mu F$		40		
				C <sub>NR</sub> = 0.001μF		50		
Time, sta	Time, start-up (TPS79630)		$R_L = 3\Omega, C_{OUT} = 1\mu F$	$C_{NR} = 0.0047 \mu F$		75		μs
				$C_{NR} = 0.01 \mu F$		110		
EN pin cu	EN pin current		V <sub>EN</sub> = 0V	- I	-1		1	μA
UVLO thr	eshold		V <sub>CC</sub> rising		2.25		2.65	V
UVLO hy	steresis					100		mV
High-leve	l enable input vo	oltage	2.7V ≤ V <sub>IN</sub> ≤ 5.5V		1.7		V <sub>IN</sub>	V
-	enable input vo	-	2.7V ≤ V <sub>IN</sub> ≤ 5.5V		0		0.7	V


 $\begin{array}{l} \mbox{Minimum } V_{IN} = V_{OUT} + V_{DO} \mbox{ or } 2.7 \mbox{V}, \mbox{ whichever is greater. TPS79650 is tested at } V_{IN} = 5.5 \mbox{V}. \\ \mbox{Tolerance of external resistors not included in this specification.} \\ V_{DO} \mbox{ is not measured for TPS79618 and TPS79625 because minimum } V_{IN} = 2.7 \mbox{V}. \\ \mbox{For adjustable version, this applies only after } V_{IN} \mbox{ is applied; then } V_{EN} \mbox{ transitions high to low.} \end{array}$ (1)

(2)

(3)

(4)


SLVS351K-SEPTEMBER 2002-REVISED FEBRUARY 2008






	TERMINAL		
NAME	SOT223 (DCQ) DDPAK (KTT)	SON (DRB)	DESCRIPTION
NR	5	5	Connecting an external capacitor to this pin bypasses noise generated by the internal bandgap. This improves power-supply rejection and reduces output noise.
FB	5	5	This terminal is the feedback input voltage for the adjustable device.
EN	1	8	Driving the enable pin (EN) high turns on the regulator. Driving this pin low puts the regulator into shutdown mode. EN can be connected to IN if not used.
GND	3, Tab	6, PowerPAD	Regulator ground
IN	2	1, 2	Unregulated input to the device.
OUT	4	3, 4	Output of the regulator.

# **TYPICAL CHARACTERISTICS**








#### **TYPICAL CHARACTERISTICS (continued)**



#### **TYPICAL CHARACTERISTICS (continued)**





## **APPLICATION INFORMATION**

The TPS796xx family of low-dropout (LDO) regulators has been optimized for use in noise-sensitive equipment. The device features extremely low dropout voltages, high PSRR, ultralow output noise, low quiescent current ( $265\mu A$  typically), and enable input to reduce supply currents to less than  $1\mu A$  when the regulator is turned off.

A typical application circuit is shown in Figure 22.




Figure 22. Typical Application Circuit

## **External Capacitor Requirements**

Although not required, it is good analog design practice to place a  $0.1\mu$ F to  $2.2\mu$ F capacitor near the input of the regulator to counteract reactive input sources. A  $2.2\mu$ F or larger ceramic input bypass capacitor, connected between IN and GND and located close to the TPS796xx, is required for stability and improves transient response, noise rejection, and ripple rejection. A higher-value input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

Like most low dropout regulators, the TPS796xx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. The minimum recommended capacitor is  $1\mu$ F. Any  $1\mu$ F or larger ceramic capacitor is suitable.

The internal voltage reference is a key source of noise in an LDO regulator. The TPS796xx has an NR pin which is connected to the voltage reference through a 250k $\Omega$  internal resistor. The 250k $\Omega$  internal resistor, in conjunction with an external bypass capacitor connected to the NR pin, creates a low-pass filter to reduce the voltage reference noise and, therefore, the noise at the regulator output. In order for the regulator to operate properly, the current flow out of the NR pin must be at a minimum, because any leakage current creates an IR drop across the internal resistor, thus creating an output error. Therefore, the bypass capacitor must have minimal leakage current. The bypass capacitor should be no more than 0.1µF in order to ensure that it is fully charged during the guickstart time provided by the internal switch shown in the functional block diagram.

For example, the TPS79630 exhibits  $40\mu V_{RMS}$  of output voltage noise using a  $0.1\mu F$  ceramic bypass capacitor and a  $10\mu F$  ceramic output capacitor. Note that the output starts up slower as the bypass capacitance increases due to the RC time constant at the bypass pin that is created by the internal  $250k\Omega$  resistor and external capacitor.

# Board Layout Recommendation to Improve PSRR and Noise Performance

To improve ac measurements like PSRR, output noise, and transient response, it is recommended that the board be designed with separate ground planes for  $V_{IN}$  and  $V_{OUT}$ , with each ground plane connected only at the ground pin of the device. In addition, the ground connection for the bypass capacitor should connect directly to the ground pin of the device.

#### **Regulator Mounting**

The tab of the SOT223-6 package is electrically connected to ground. For best thermal performance, the tab of the surface-mount version should be soldered directly to a circuit-board copper area. Increasing the copper area improves heat dissipation.

Solder pad footprint recommendations for the devices are presented in an application bulletin *Solder Pad Recommendations for Surface-Mount Devices*, literature number AB-132, available for download from the TI web site (www.ti.com).

# Programming the TPS79601 Adjustable LDO Regulator

The output voltage of the TPS79601 adjustable regulator is programmed using an external resistor divider as shown in Figure 28. The output voltage is calculated using Equation 1:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$
(1)

where:

V<sub>REF</sub> = 1.2246V typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately  $40\mu$ A divider current. Lower value resistors can be used for improved noise performance, but the device wastes more power. Higher values should be avoided, as leakage current at FB increases the output voltage error.



ν

The recommended design procedure is to choose  $R2 = 30.1k\Omega$  to set the divider current at  $40\mu$ A, C1 = 15pF for stability, and then calculate R1 using Equation 2:

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times R2$$
(2)

In order to improve the stability of the adjustable version, it is suggested that a small compensation capacitor be placed between OUT and FB. The approximate value of this capacitor can be calculated as Equation 3:

$$C1 = \frac{(3 \times 10^{-7}) \times (R1 + R2)}{(R1 \times R2)}$$
(3)

The suggested value of this capacitor for several resistor ratios is shown in the table below (see Figure 23). If this capacitor is not used (such as in a unity-gain configuration) then the minimum recommended output capacitor is  $2.2\mu$ F instead of  $1\mu$ F.

#### **Regulator Protection**

The TPS796xx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS796xx features internal current limiting and thermal protection. During normal operation, the TPS796xx limits output current to approximately 2.8A. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. While current limiting is designed to prevent gross device failure, care should be taken not to exceed the power dissipation ratings of the package. If the temperature of the device exceeds approximately +165°C, thermal-protection circuitry shuts it down. Once the device has cooled down to below approximately +140°C, regulator operation resumes.

V <sub>IN</sub> O •	IN	0	UT	V <sub>OUT</sub>	PRO	GRAMMING	GUIDE		
2.2 μF	EN	<b>TPS79601</b> GND	FB	R1 _ C1 _ 1 μF	OUTPUT VOLTAGE	R1	R2	C1	
				$\downarrow \leq_{R2} \qquad \perp \qquad $	1.8 V	14.0 kΩ	30.1 kΩ	33 pF	
		-			3.6V	57.9 kΩ	30.1 kΩ	15 pF	

Figure 23. TPS79601 Adjustable LDO Regulator Programming

## THERMAL INFORMATION

The amount of heat that an LDO linear regulator generates is directly proportional to the amount of power it dissipates during operation. All integrated have a maximum circuits allowable junction temperature (T<sub>1</sub>max) above which normal operation is not assured. A system designer must design the operating environment so that the operating junction temperature (T<sub>1</sub>) does not exceed the maximum junction temperature (T<sub>1</sub>max). The two main environmental variables that a designer can use to improve thermal performance are air flow and external heatsinks. The purpose of this information is to aid the designer in determining the proper operating environment for a linear regulator that is operating at a specific power level.

In general, the maximum expected power  $(P_{D(max)})$  consumed by a linear regulator is computed as Equation 4:

$$P_{D} \max = (V_{IN(avg)} - V_{OUT(avg)}) \times I_{OUT(avg)} + V_{IN(avg)} \times I_{(Q)}$$
(4)

where:

- V<sub>IN(avg)</sub> is the average input voltage.
- V<sub>OUT(avg)</sub> is the average output voltage.
- I<sub>OUT(avg)</sub> is the average output current.
- I(Q) is the quiescent current.

For most TI LDO regulators, the quiescent current is insignificant compared to the average output current; therefore, the term  $V_{IN(avg)} \times I_{(Q)}$  can be neglected. The operating junction temperature is computed by adding the ambient temperature  $(T_A)$  and the

increase in temperature due to the regulator's power dissipation. The temperature rise is computed by multiplying the maximum expected power dissipation by the sum of the thermal resistances between the junction and the case ( $R_{\theta JC}$ ), the case to heatsink ( $R_{\theta CS}$ ), and the heatsink to ambient ( $R_{\theta SA}$ ). Thermal resistances are measures of how effectively an object dissipates heat. Typically, the larger the device, the more surface area available for power dissipation and the lower the object's thermal resistance.

Figure 24 illustrates these thermal resistances for (a) a SOT223 package mounted in a JEDEC low-K board, and (b) a DDPAK package mounted on a JEDEC high-K board.

Equation 5 summarizes the computation:

$$T_{J} = T_{A} + P_{D} \max x \left( R_{\theta JC} + R_{\theta CS} + R_{\theta SA} \right)$$
(5)

The R<sub> $\theta$ JC</sub> is specific to each regulator as determined by its package, lead frame, and die size provided in the regulator data sheet. The R<sub> $\theta$ SA</sub> is a function of the type and size of heatsink. For example, *black body radiator* type heatsinks can have R<sub> $\theta$ CS</sub> values ranging from 5°C/W for very large heatsinks to 50°C/W for very small heatsinks. The R<sub> $\theta$ CS</sub> is a function of how the package is attached to the heatsink. For example, if a thermal compound is used to attach a heatsink to a SOT223 package, R<sub> $\theta$ CS</sub> of 1°C/W is reasonable.




Figure 24. Thermal Resistances



Even if no external black body radiator type heatsink is attached to the package, the board on which the regulator is mounted provides some heatsinking through the pin solder connections. Some packages, like the DDPAK and SOT223 packages, use a copper plane underneath the package or the circuit board's ground plane for additional heatsinking to improve their thermal performance. Computer-aided thermal modeling can be used to compute very accurate approximations of an integrated circuit thermal performance in different operating environments (for example., different types of circuit boards, different types and sizes of heatsinks, and different air flows, etc.). Using these models, the three thermal resistances can be combined into one thermal resistance between junction and ambient ( $R_{\theta,IA}$ ). This  $R_{\theta,JA}$  is valid only for the specific operating environment used in the computer model.

Equation 5 simplifies into Equation 6:  

$$T_J = T_A + P_D max \times R_{\theta JA}$$

Rearranging Equation 6 gives Equation 7:

$$R_{\theta JA} = \frac{T_J - T_A}{P_D max}$$
(7)

(6)

Using Equation 6 and the computer model generated curves shown in Figure 25 and Figure 28, a designer can quickly compute the required heatsink thermal resistance/board area for a given ambient temperature, power dissipation, and operating environment.

#### **DDPAK Power Dissipation**

The DDPAK package provides an effective means of managing power dissipation in surface mount applications. The DDPAK package dimensions are provided in the *Mechanical Data* section at the end of the data sheet. The addition of a copper plane directly underneath the DDPAK package enhances the thermal performance of the package.

To illustrate, the TPS72525 in a DDPAK package was chosen. For this example, the average input voltage is 5V, the output voltage is 2.5V, the average output current is 1A, the ambient temperature +55°C, the air flow is 150 LFM, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is calculated as Equation 8:

$$P_{D}max = (5 - 2.5) V x 1 A = 2.5 W$$
 (8)

Substituting  $T_J$ max for  $T_J$  into Equation 6 gives Equation 9:

 $R_{\theta JA}$ max = (125 - 55)°C/2.5 W = 28°C/W (9)

From Figure 25, DDPAK Thermal Resistance vs

Copper Heatsink Area, the ground plane needs to be 1cm<sup>2</sup> for the part to dissipate 2.5W. The operating environment used in the computer model to construct Figure 25 consisted of a standard JEDEC High-K board (2S2P) with a 1-oz. internal copper plane and ground plane. The package is soldered to a 2-oz. copper pad. The pad is tied through thermal vias to the 1-oz. ground plane. Figure 26 shows the side view of the operating environment used in the computer model.




Figure 25. DDPAK Thermal Resistance vs Copper Heatsink Area




Figure 26. DDPAK Thermal Resistance

From the data in Figure 27 and rearranging Equation 6, the maximum power dissipation for a different ground plane area and a specific ambient temperature can be computed.




Figure 27. Maximum Power Dissipation vs Copper Heatsink Area

#### **SOT223 Power Dissipation**

The SOT223 package provides an effective means of managing power dissipation in surface mount applications. The SOT223 package dimensions are provided in the *Mechanical Data* section at the end of the data sheet. The addition of a copper plane directly underneath the SOT223 package enhances the thermal performance of the package.

To illustrate, the TPS72525 in a SOT223 package was chosen. For this example, the average input voltage is 3.3V, the output voltage is 2.5V, the average output current is 1A, the ambient temperature +55°C, no air flow is present, and the operating environment is the same as documented below. Neglecting the quiescent current, the maximum average power is calculated as Equation 10:

$$P_{D}max = (3.3 - 2.5) V x 1 A = 800 mW$$
 (10)

Substituting  $T_J$ max for  $T_J$  into Equation 6 gives Equation 11:

$$R_{\theta JA} max = (125 - 55)^{\circ}C/800 \text{ mW} = 87.5^{\circ}C/W$$
(11)

From Figure 28,  $R_{\theta JA}$  vs PCB Copper Area, the ground plane needs to be  $0.55in^2$  for the part to dissipate 800mW. The operating environment used to construct Figure 28 consisted of a board with 1-oz. copper planes. The package is soldered to a 1-oz. copper pad on the top of the board. The pad is tied through thermal vias to the 1-oz. ground plane.




Figure 28. SOT223 Thermal Resistance vs PCB Area

From the data in Figure 28 and rearranging Equation 6, the maximum power dissipation for a different ground plane area and a specific ambient temperature can be computed (see Figure 29).




Figure 29. SOT223 Power Dissipation



20-Mar-2008



## PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
TPS79601DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS79601DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS79601DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS79601DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS79601DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS79601DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS79601DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS79601DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS79601KTT	OBSOLETE	DDPAK/ TO-263	КТТ	5		TBD	Call TI	Call TI
TPS79601KTTR	ACTIVE	DDPAK/ TO-263	КТТ	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR
TPS79601KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR
TPS79601KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR
TPS79601KTTTG3	ACTIVE	DDPAK/ TO-263	КТТ	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR
TPS79613DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS79613DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS79613DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS79613DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS79618DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS79618DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS79618DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS79618DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR
TPS79618KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI
TPS79618KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR
TPS79618KTTRG3	ACTIVE	DDPAK/ TO-263	КТТ	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR
TPS79618KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR

# PACKAGE OPTION ADDENDUM

20-Mar-2008

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3</sup>
TPS79618KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAF
TPS79625DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAF
TPS79625DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAF
TPS79625DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAF
TPS79625DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAF
TPS79625KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI
TPS79625KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAI
TPS79625KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAF
TPS79625KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAI
TPS79625KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAI
TPS79628DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
TPS79628DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
TPS79628DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAI
TPS79628DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
TPS79628DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAI
TPS79628DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
TPS79628DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
TPS79628DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
TPS79628KTT	OBSOLETE	DDPAK/ TO-263	KTT	5		TBD	Call TI	Call TI
TPS79628KTTR	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAI
TPS79628KTTRG3	ACTIVE	DDPAK/ TO-263	KTT	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAI
TPS79628KTTT	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEA
TPS79628KTTTG3	ACTIVE	DDPAK/ TO-263	KTT	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEA
TPS79630DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
TPS79630DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
TPS79630DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA



# PACKAGE OPTION ADDENDUM

20-Mar-2008

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Packag Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(</sup>
TPS79630DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEA
TPS79630KTT	OBSOLETE	DDPAK/ TO-263	КТТ	5		TBD	Call TI	Call TI
TPS79630KTTR	ACTIVE	DDPAK/ TO-263	КТТ	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEA
TPS79630KTTRG3	ACTIVE	DDPAK/ TO-263	КТТ	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEA
TPS79630KTTT	ACTIVE	DDPAK/ TO-263	КТТ	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEA
TPS79630KTTTG3	ACTIVE	DDPAK/ TO-263	КТТ	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEA
TPS79633DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YE/
TPS79633DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YE
TPS79633DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YE
TPS79633DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YE
TPS79633KTT	OBSOLETE	DDPAK/ TO-263	КТТ	5		TBD	Call TI	Call TI
TPS79633KTTR	ACTIVE	DDPAK/ TO-263	КТТ	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YE
TPS79633KTTRG3	ACTIVE	DDPAK/ TO-263	КТТ	5	500	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YE
TPS79633KTTT	ACTIVE	DDPAK/ TO-263	КТТ	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YE
TPS79633KTTTG3	ACTIVE	DDPAK/ TO-263	КТТ	5	50	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YE
TPS79650DCQ	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YE
TPS79650DCQG4	ACTIVE	SOT-223	DCQ	6	78	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YE
TPS79650DCQR	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YE
TPS79650DCQRG4	ACTIVE	SOT-223	DCQ	6	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YE
TPS79650DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YE
TPS79650DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YE
TPS79650DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YE
TPS79650DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YE

<sup>(1)</sup> The marketing status values are defined as follows: **ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design. **PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.





**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


W TEXAS

## TAPE AND REEL INFORMATION





# QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79601DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.8	7.3	1.88	8.0	12.0	Q3
TPS79601DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79601DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79601KTTR	DDPAK/ TO-263	КТТ	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79601KTTT	DDPAK/ TO-263	КТТ	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79613DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79613DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79618DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.8	7.3	1.88	8.0	12.0	Q3
TPS79618KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79618KTTT	DDPAK/ TO-263	КТТ	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79625DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.8	7.3	1.88	8.0	12.0	Q3
TPS79625KTTR	DDPAK/ TO-263	KTT	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79625KTTT	DDPAK/ TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79628DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.8	7.3	1.88	8.0	12.0	Q3

# PACKAGE MATERIALS INFORMATION

TEXAS INSTRUMENTS www.ti.com

7-Oct-2008

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS79628DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79628DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79628KTTR	DDPAK/ TO-263	КТТ	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79628KTTT	DDPAK/ TO-263	КТТ	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79630DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.8	7.3	1.88	8.0	12.0	Q3
TPS79630KTTR	DDPAK/ TO-263	КТТ	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79630KTTT	DDPAK/ TO-263	КТТ	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79633DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.8	7.3	1.88	8.0	12.0	Q3
TPS79633KTTR	DDPAK/ TO-263	КТТ	5	500	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79633KTTT	DDPAK/ TO-263	KTT	5	50	330.0	24.4	10.6	15.6	4.9	16.0	24.0	Q2
TPS79650DCQR	SOT-223	DCQ	6	2500	330.0	12.4	6.8	7.3	1.88	8.0	12.0	Q3
TPS79650DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS79650DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



\*All dimensions are nominal

# PACKAGE MATERIALS INFORMATION


TEXAS INSTRUMENTS www.ti.com

7-Oct-2008

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS79601DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79601DRBR	SON	DRB	8	3000	346.0	346.0	29.0
TPS79601DRBT	SON	DRB	8	250	190.5	212.7	31.8
TPS79601KTTR	DDPAK/TO-263	KTT	5	500	346.0	346.0	41.0
TPS79601KTTT	DDPAK/TO-263	КТТ	5	50	346.0	346.0	41.0
TPS79613DRBR	SON	DRB	8	3000	346.0	346.0	29.0
TPS79613DRBT	SON	DRB	8	250	190.5	212.7	31.8
TPS79618DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79618KTTR	DDPAK/TO-263	КТТ	5	500	346.0	346.0	41.0
TPS79618KTTT	DDPAK/TO-263	КТТ	5	50	346.0	346.0	41.0
TPS79625DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79625KTTR	DDPAK/TO-263	КТТ	5	500	346.0	346.0	41.0
TPS79625KTTT	DDPAK/TO-263	КТТ	5	50	346.0	346.0	41.0
TPS79628DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79628DRBR	SON	DRB	8	3000	346.0	346.0	29.0
TPS79628DRBT	SON	DRB	8	250	190.5	212.7	31.8
TPS79628KTTR	DDPAK/TO-263	KTT	5	500	346.0	346.0	41.0
TPS79628KTTT	DDPAK/TO-263	КТТ	5	50	346.0	346.0	41.0
TPS79630DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79630KTTR	DDPAK/TO-263	КТТ	5	500	346.0	346.0	41.0
TPS79630KTTT	DDPAK/TO-263	КТТ	5	50	346.0	346.0	41.0
TPS79633DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79633KTTR	DDPAK/TO-263	KTT	5	500	346.0	346.0	41.0
TPS79633KTTT	DDPAK/TO-263	КТТ	5	50	346.0	346.0	41.0
TPS79650DCQR	SOT-223	DCQ	6	2500	358.0	335.0	35.0
TPS79650DRBR	SON	DRB	8	3000	346.0	346.0	29.0
TPS79650DRBT	SON	DRB	8	250	190.5	212.7	31.8

DCQ (R-PDSO-G6)

PLASTIC SMALL-OUTLINE



- A. All linear dimensions are in inches (millimeters).
   B. This drawing is subject to change without notice.
   C. Controlling dimension in inches.
  - Body length and width dimensions are determined at the outermost extremes of the plastic body exclusive of mold flash, tie bar burrs, gate burrs, and interlead flash, but including any mismatch between the top and the bottom of the plastic body.
  - Lead width dimension does not include dambar protrusion.
- Lead width and thickness dimensions apply to solder plated leads.
- G. Interlead flash allow 0.008 inch max.
- H. Gate burr/protrusion max. 0.006 inch.
- I. Datums A and B are to be determined at Datum H.



PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

DRB (S-PDSO-N8)

C. Small Outline No-Lead (SON) package configuration.

The package thermal pad must be soldered to the board for thermal and mechanical performance. See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

A Metalized features are supplier options and may not be on the package.






#### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, Quad Flatpack No-Lead Logic Packages, Texas Instruments Literature No. SCBA017. This document is available at www.ti.com.


The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

NOTE: All linear dimensions are in millimeters


Exposed Thermal Pad Dimensions



- b: A. All linear dimensions are in millimeters.
  D. This drawing is subject to sharpe without a
  - B. This drawing is subject to change without notice.C. Publication IPC-7351 is recommended for alternate designs.
  - C. Publication IPC-7551 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN Packages, Texas Instruments Literature No. SCBA017, SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for solder mask tolerances.




# **MECHANICAL DATA**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion. Mold flash or protrusion not to exceed 0.005 (0,13) per side.
- Falls within JEDEC T0-263 variation BA, except minimum lead thickness, maximum seating height, and minimum body length.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-SM-782 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.
- F. This package is designed to be soldered to a thermal pad on the board. Refer to the Product Datasheet for specific thermal information, via requirements, and recommended thermal pad size. For thermal pad sizes larger than shown a solder mask defined pad is recommended in order to maintain the solderable pad geometry while increasing copper area.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Clocks and Timers	www.ti.com/clocks	Digital Control	www.ti.com/digitalcontrol
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
RFID	www.ti-rfid.com	Telephony	www.ti.com/telephony
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated